You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
43 lines
1.9 KiB
Plaintext
43 lines
1.9 KiB
Plaintext
5 months ago
|
--lpm_divide DEVICE_FAMILY="Cyclone IV E" LPM_DREPRESENTATION="UNSIGNED" LPM_NREPRESENTATION="UNSIGNED" LPM_WIDTHD=6 LPM_WIDTHN=17 OPTIMIZE_FOR_SPEED=5 denom numer remain CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 IGNORE_CARRY_BUFFERS="OFF"
|
||
|
|
--VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_abs 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_divide 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ VERSION_END
|
||
|
|
|
||
|
|
|
||
|
|
-- Copyright (C) 2018 Intel Corporation. All rights reserved.
|
||
|
|
-- Your use of Intel Corporation's design tools, logic functions
|
||
|
|
-- and other software and tools, and its AMPP partner logic
|
||
|
|
-- functions, and any output files from any of the foregoing
|
||
|
|
-- (including device programming or simulation files), and any
|
||
|
|
-- associated documentation or information are expressly subject
|
||
|
|
-- to the terms and conditions of the Intel Program License
|
||
|
|
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
-- the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
-- agreement, including, without limitation, that your use is for
|
||
|
|
-- the sole purpose of programming logic devices manufactured by
|
||
|
|
-- Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
-- refer to the applicable agreement for further details.
|
||
|
|
|
||
|
|
|
||
|
|
FUNCTION sign_div_unsign_tlh (denominator[5..0], numerator[16..0])
|
||
|
|
RETURNS ( quotient[16..0], remainder[5..0]);
|
||
|
|
|
||
|
|
--synthesis_resources = lut 110
|
||
|
|
SUBDESIGN lpm_divide_8bm
|
||
|
|
(
|
||
|
|
denom[5..0] : input;
|
||
|
|
numer[16..0] : input;
|
||
|
|
quotient[16..0] : output;
|
||
|
|
remain[5..0] : output;
|
||
|
|
)
|
||
|
|
VARIABLE
|
||
|
|
divider : sign_div_unsign_tlh;
|
||
|
|
numer_tmp[16..0] : WIRE;
|
||
|
|
|
||
|
|
BEGIN
|
||
|
|
divider.denominator[] = denom[];
|
||
|
|
divider.numerator[] = numer_tmp[];
|
||
|
|
numer_tmp[] = numer[];
|
||
|
|
quotient[] = divider.quotient[];
|
||
|
|
remain[] = divider.remainder[];
|
||
|
|
END;
|
||
|
|
--VALID FILE
|