You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
103 lines
4.8 KiB
Plaintext
103 lines
4.8 KiB
Plaintext
5 months ago
|
Assembler report for agi_fpga
|
||
|
|
Thu Jun 20 16:28:38 2024
|
||
|
|
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
|
||
|
|
|
||
|
|
|
||
|
|
---------------------
|
||
|
|
; Table of Contents ;
|
||
|
|
---------------------
|
||
|
|
1. Legal Notice
|
||
|
|
2. Assembler Summary
|
||
|
|
3. Assembler Settings
|
||
|
|
4. Assembler Encrypted IP Cores Summary
|
||
|
|
5. Assembler Generated Files
|
||
|
|
6. Assembler Device Options: C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/output_files/agi_fpga.sof
|
||
|
|
7. Assembler Messages
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
----------------
|
||
|
|
; Legal Notice ;
|
||
|
|
----------------
|
||
|
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
||
|
|
Your use of Intel Corporation's design tools, logic functions
|
||
|
|
and other software and tools, and its AMPP partner logic
|
||
|
|
functions, and any output files from any of the foregoing
|
||
|
|
(including device programming or simulation files), and any
|
||
|
|
associated documentation or information are expressly subject
|
||
|
|
to the terms and conditions of the Intel Program License
|
||
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
agreement, including, without limitation, that your use is for
|
||
|
|
the sole purpose of programming logic devices manufactured by
|
||
|
|
Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
refer to the applicable agreement for further details.
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
+---------------------------------------------------------------+
|
||
|
|
; Assembler Summary ;
|
||
|
|
+-----------------------+---------------------------------------+
|
||
|
|
; Assembler Status ; Successful - Thu Jun 20 16:28:38 2024 ;
|
||
|
|
; Revision Name ; agi_fpga ;
|
||
|
|
; Top-level Entity Name ; stark_machine ;
|
||
|
|
; Family ; Cyclone IV E ;
|
||
|
|
; Device ; EP4CE6F17C8 ;
|
||
|
|
+-----------------------+---------------------------------------+
|
||
|
|
|
||
|
|
|
||
|
|
+----------------------------------+
|
||
|
|
; Assembler Settings ;
|
||
|
|
+--------+---------+---------------+
|
||
|
|
; Option ; Setting ; Default Value ;
|
||
|
|
+--------+---------+---------------+
|
||
|
|
|
||
|
|
|
||
|
|
+------------------------------------------------+
|
||
|
|
; Assembler Encrypted IP Cores Summary ;
|
||
|
|
+--------+------------------------+--------------+
|
||
|
|
; Vendor ; IP Core Name ; License Type ;
|
||
|
|
+--------+------------------------+--------------+
|
||
|
|
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed ;
|
||
|
|
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed ;
|
||
|
|
+--------+------------------------+--------------+
|
||
|
|
|
||
|
|
|
||
|
|
+----------------------------------------------------------------------------+
|
||
|
|
; Assembler Generated Files ;
|
||
|
|
+----------------------------------------------------------------------------+
|
||
|
|
; File Name ;
|
||
|
|
+----------------------------------------------------------------------------+
|
||
|
|
; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/output_files/agi_fpga.sof ;
|
||
|
|
+----------------------------------------------------------------------------+
|
||
|
|
|
||
|
|
|
||
|
|
+------------------------------------------------------------------------------------------------------+
|
||
|
|
; Assembler Device Options: C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/output_files/agi_fpga.sof ;
|
||
|
|
+----------------+-------------------------------------------------------------------------------------+
|
||
|
|
; Option ; Setting ;
|
||
|
|
+----------------+-------------------------------------------------------------------------------------+
|
||
|
|
; JTAG usercode ; 0x001DB049 ;
|
||
|
|
; Checksum ; 0x001DB049 ;
|
||
|
|
+----------------+-------------------------------------------------------------------------------------+
|
||
|
|
|
||
|
|
|
||
|
|
+--------------------+
|
||
|
|
; Assembler Messages ;
|
||
|
|
+--------------------+
|
||
|
|
Info: *******************************************************************
|
||
|
|
Info: Running Quartus Prime Assembler
|
||
|
|
Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
|
||
|
|
Info: Processing started: Thu Jun 20 16:28:36 2024
|
||
|
|
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off agi_fpga -c agi_fpga
|
||
|
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
||
|
|
Info (115031): Writing out detailed assembly data for power analysis
|
||
|
|
Info (115030): Assembler is generating device programming files
|
||
|
|
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
|
||
|
|
Info: Peak virtual memory: 4680 megabytes
|
||
|
|
Info: Processing ended: Thu Jun 20 16:28:38 2024
|
||
|
|
Info: Elapsed time: 00:00:02
|
||
|
|
Info: Total CPU time (on all processors): 00:00:01
|
||
|
|
|
||
|
|
|