EDA Netlist Writer report for agi_fpga Thu Jun 20 16:28:50 2024 Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition --------------------- ; Table of Contents ; --------------------- 1. Legal Notice 2. EDA Netlist Writer Summary 3. Simulation Settings 4. Simulation Generated Files 5. EDA Netlist Writer Messages ---------------- ; Legal Notice ; ---------------- Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details. +-------------------------------------------------------------------+ ; EDA Netlist Writer Summary ; +---------------------------+---------------------------------------+ ; EDA Netlist Writer Status ; Successful - Thu Jun 20 16:28:50 2024 ; ; Revision Name ; agi_fpga ; ; Top-level Entity Name ; stark_machine ; ; Family ; Cyclone IV E ; ; Simulation Files Creation ; Successful ; +---------------------------+---------------------------------------+ +-------------------------------------------------------------------------------------------------------------------------------+ ; Simulation Settings ; +---------------------------------------------------------------------------------------------------+---------------------------+ ; Option ; Setting ; +---------------------------------------------------------------------------------------------------+---------------------------+ ; Tool Name ; ModelSim-Altera (Verilog) ; ; Generate functional simulation netlist ; Off ; ; Time scale ; 1 ps ; ; Truncate long hierarchy paths ; Off ; ; Map illegal HDL characters ; Off ; ; Flatten buses into individual nodes ; Off ; ; Maintain hierarchy ; Off ; ; Bring out device-wide set/reset signals as ports ; Off ; ; Enable glitch filtering ; Off ; ; Do not write top level VHDL entity ; Off ; ; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off ; ; Architecture name in VHDL output netlist ; structure ; ; Generate third-party EDA tool command script for RTL functional simulation ; Off ; ; Generate third-party EDA tool command script for gate-level simulation ; Off ; +---------------------------------------------------------------------------------------------------+---------------------------+ +--------------------------------------------------------------------------------------------------------+ ; Simulation Generated Files ; +--------------------------------------------------------------------------------------------------------+ ; Generated Files ; +--------------------------------------------------------------------------------------------------------+ ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_8_1200mv_85c_slow.vo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_8_1200mv_0c_slow.vo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_min_1200mv_0c_fast.vo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga.vo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_8_1200mv_85c_v_slow.sdo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_8_1200mv_0c_v_slow.sdo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_min_1200mv_0c_v_fast.sdo ; ; C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/agi_fpga_v.sdo ; +--------------------------------------------------------------------------------------------------------+ +-----------------------------+ ; EDA Netlist Writer Messages ; +-----------------------------+ Info: ******************************************************************* Info: Running Quartus Prime EDA Netlist Writer Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition Info: Processing started: Thu Jun 20 16:28:45 2024 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off agi_fpga -c agi_fpga Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (204019): Generated file agi_fpga_8_1200mv_85c_slow.vo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_8_1200mv_0c_slow.vo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_min_1200mv_0c_fast.vo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga.vo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_8_1200mv_85c_v_slow.sdo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_8_1200mv_0c_v_slow.sdo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_min_1200mv_0c_v_fast.sdo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info (204019): Generated file agi_fpga_v.sdo in folder "C:/Users/Stark-lin/Desktop/agi_fpga/hardware/prj/simulation/modelsim/" for EDA simulation tool Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning Info: Peak virtual memory: 4675 megabytes Info: Processing ended: Thu Jun 20 16:28:51 2024 Info: Elapsed time: 00:00:06 Info: Total CPU time (on all processors): 00:00:03