stark
/
divider
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
FPGA 时钟奇数偶数分频
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2 Commits
1 Branch
0 Tags
24 KiB
Verilog 60.8%
Tcl 39.2%
 
 
main
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'main'
${ noResults }
Go to file
stark 5ac28789b1 更新 'readme.md' 5 months ago
rtl finish 5 months ago
tcl finish 5 months ago
readme.md 更新 'readme.md' 5 months ago

readme.md

FPGA时钟分频

1.FPGA奇数分频

2.FPGA偶数分频